

PATENT (5181-98000/P6631)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

		RECEIVED
Application No.: 10/008,643 Filed: November 9, 2001 Inventor(s): Steven A. Sivier	<i>\$</i> \$\text{\$\text{\$\tilde{\theta}}\$} \$\text{\$\theta}\$} \$\text{\$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\text{\$\theta}\$} \$\te	Examiner: Unknown FEB 2 8 2002 Group/Art Unit: 2123 Atty. Dkt. No: 5181-98000 Technology Center 2100
Carl B. Frankel Carl Cavanagh James P. Freyensee	8 8 8	I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on the date indicated below.
Title: Synchronization of Distributed Simulation Nodes by Keeping Timestep Schedulers in Lockstep		Lawrence J. Merkel Name of Registered Representative 2 1 3 0 7 Signature Date
' INFORMATION DI	SCLO	OSURE STATEMENT

Commissioner for Patents Washington, D.C. 20231

Sir:

1.

Applicant requests consideration of X the references listed on the attached Form PTO-1449 and/or the additional information identified below in paragraph 3. A copy of each refere

ence iis	tea on the	e Form P1O-1449 is enclosed.
This	Informat	tion Disclosure Statement is submitted:
a.		within 3 months of the filing date of a national application other than a continued prosecution application under § 1.53(d);
		within 3 months of the date of entry of the national stage as set forth in § 1.491 in an International application;
		before the mailing date of a first Office Action on the merits; or before the mailing of a first Office Action after the filing of a request for continued examination under § 1.114.
b.		after the events of above paragraph 1a and prior to the mailing date of a final Office Action or Notice of Allowance, and thus: the certification of paragraph 2 below is provided, or a fee of \$180.00 is enclosed.

		FEB 2 5 2002				
	c.	after the mailing date of a final Office Action or a Notice of Allowance and prior to payment of the issue fee, and thus: the certification of paragraph 2 below is provided and a fee of \$180.00 is enclosed.				
2.	It is he	reby certified:				
		that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the Statement, or				
		that no item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the person signing the certification after making reasonable inquiry, was known to any individual designated in § 1.56 (c) more than three months prior to the filing of the Statement.				
3.		Consideration of the following additional information (including any co-pending or abandoned U.S. applications, prior uses and/or sales, etc.) is requested:				
		U.S. Patent Application Serial No. 10/007,816 (5681-03600) U.S. Patent Application Serial No. 09/262,575 (5181-11900) U.S. Patent Application Serial No. 10/010,572 (5181-97900) U.S. Patent Application Serial No. 10,008,271 (5181-96500) U.S. Patent Application Serial No. 10/008,255 (5181-96400) U.S. Patent Application Serial No. 10/008,155 (5181-96300) U.S. Patent Application Serial No. 10/008,270 (5181-96200) U.S. Patent Application Serial No. 09/262,545 (5181-11802)				
4.	For ea	sch non-English language reference listed on the attached Form PTO-1449:				
		reference is made to an English language translation submitted herewith, and/or				
		reference is made to a foreign patent office search report (in the English language) submitted herewith, and/or				
		reference is made to an English language translation of a foreign patent office search report submitted herewith, and/or				
		reference is made to the concise explanation contained in the specification of the present application at page(s), and/or				
		reference is made to the concise explanation set forth below:				
5.		Applicant also offers the following comments for the Examiner's consideration:				
5 .		Also enclosed is a copy of a foreign search report citing these references.				

The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.
Applicant(s) requests that the Information Disclosure Statement and attached Form PTO-1449 and references, which are being filed before the grant of the patent and pursuant to 37 C.F.R. § 1.97(i), be placed in the file of the captioned application.

If any required fees are missing, the Commissioner is authorized to charge said fees to Conley, Rose & Tayon, P.C. Deposit Account No. 50-1505/5181-98000/LJM.

Respectfully submitted,

Lawrence J. Merkel Reg. No. 41,191

Agent for Applicant(s)

CONLEY, ROSE & TAYON, P.C. P. O. Box 398 Austin, Texas 78767 (512) 476-1400

Date: 2/13/02

FEB 2 5 2002

Page 1 of 3

Form PTO-1449 (modified)

List of Patents and Publications
For Applicant's Information
Disclosure Statement

ATTY. DKT. NO. 5181-98000

SERIAL NO. 10/008,643

APPLICANT: Sivier, et al.

GROUP: 2123

FILING DATE: November 9, 2001

<u>(L</u>	se severa	al sheets if necessary)	FILING DA	TE: November 9, 2001	L		
		J	J.S. PATENT	DOCUMENTS			
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	Al	5,812,824	9/22/98	Dearth, et al.			
•	A2	5,732,247	3/24/98	Dearth, et al.		RECE	Viêr
	A3	5,881,267	3/9/99	Dearth, et al.			VED
	A4	5,848,236	12/8/98	Dearth, et al.	_	RECEI FEB 2 8	2002
-	A5	6,031,987	2/29/00	Damani, et al.	Ted	chnology Cer	ter 2100
	A6	5,910,903	6/8/99	Feinberg, et al.			
	A7	5,850,345	12/15/98	Son			
<u>-</u> :	A8	6,053,947	4/25/00	Parson			
	A9	5,870,585	2/9/99	Stapleton			
	A10	5,751,941	5/12/98	Hinds, et al.			
	A11	5,634,010	5/27/97	Ciscon, et al.			
	A12	6,117,181	9/12/00	Dearth, et al.			
	A13	5,519,848	5/21/96	Wloka, et al.			
	A14	5,442,772	8/15/95	Childs, et al.			
	A15	5,339,435	8/19/94	Lukin, et al.			
	A16	4,456,994	6/26/84	Segarra			
	A17	5,625,580	4/29/97	Read, et al.			
	A18	5,715,184	2/3/98	Tyler, et al.			
	A19	5,794,005	8/11/98	Steinman			
	A20	5,907,695	5/25/99	Dearth			
	A21	4,821,173	4/11/89	Young, et al.			
	A22	4,937,173	6/26/90	Kanda, et al.			
	A23	5,185,865	2/9/93	Pugh			
	A24	5,327,361	7/5/94	Long, et al.		-	
	A25	5,455,928	10/3/95	Herlitz			
	A26	6,345,242	2/5/02	Dearth, et al.			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



Form PTO-1449 (modified)

List of Patents and Publications
For Applicant's Information
Disclosure Statement

AŢŦY. DKT. NO. 5181-98000

APPLICANT: Sivier, et al.

SERIAL NO. 10/008,643


GROUP: 2123

	osure Statement ral sheets if necessary)	FILING DATE: November 9, 2001			
	OTHER ART (Including Author, Title, Date, Pertinent Pages	, Etc.)		
A28					
A29	"Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89.				
A30	"A Procedural Language Interface for VHDL and its Typical Applications," Martinolle, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 32-38.				
A31	"The Verilog Procedural Interface for the Verilog Hardware Description Language," Dawson, et al., IEEE Xplore, appears in Verilog HDL Conference, 1996, Proceedings., 1996 International, February 26, 1996, pages 17-23.				
A32	"An Integrated Environment for HDL Verification," York, et al., IEEE Xplore, appears in Verilog HDL Conference, 1995, Proceedings., 1995 International, March 27, 1995, pages 9-18.				
A33	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring 94, Digest of Papters, Feb. 28, 1994, pages 337-340.				
A34	"Networked Object Oriente pages.	ed Verification with C++ and Verilog, Dearth, et al	., IEEE, XP-002144328, 1998, 4		
A35	Patent Abstracts of Japan,	publication no. 10326835, published December 8,	1998. RECEIVED		
A36	Patent Abstracts of Japan,	publication no. 10049560, published February 20,	1998.		
A37	Patent Abstracts of Japan,	publication no. 10340283, published December 22,			
A38	Patent Abstracts of Japan, publication no. 07254008, published October 3, 1995.				
A39	"Multiprocessing Verilog Simulator Exploits the Parallel Nature of HDLs." Lisa Maliniak, Electronic Design, Abstract, May 30, 1994, 1 page.				
A40	"It's A Multithreaded Worl	d, Part I," Charles J. Northrup, BYTE, May 1992, 7	7 pages.		
A41	"It's a Multithreaded World, Part 2," Charles J. Northrup, BYTE, June 1992, pp. 351-356.				
A42	"Weaving a Thread," Shashi Prasad, BYTE, October 1995, pp. 173-174.				
A43	"Making Sense of Collabor pages.	rative Computing," Mark Gibbs, Network World Co	ollaboration, January 10, 1994, 4		
A44	"Parallel Logic Simulation of VLSI Systems," Bailey, et al., ACM Computing Surveys, Vol. 26, No. 3, September 1994, pp. 255-294.				
A45	"Multithreaded Languages IEEE, Vol. 81, No. 2, Febr	for Scientific and Technical Computing," Cherri Muary 1993, pp. 288-304.	I. Pancake, Proceedings of the		
A46		chitecture, SW Environment, Enterprise Server Pro and Frankel, November 9, 2000, 13 pages.	oducts," Purdue EE400		

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



Form PTO-1449 (modified)

For Applicant's Information
Disclosure Statement

ATTY. DKT. NO. 5181-98000

APPLICANT: Sivier, et al.

SERIAL NO. 10/008,643

GROUP: 2123

al sheets if necessary)	FILING DATE: November 9, 2001			
OTHER ART (1	Including Author, Title, Date, Pertinent Page	s, Etc.)		
"BNF and EBNF: What Are 10.	e They And How Do They Work?," Lars Marius C	Garshol, October 12, 1999, pp. 1-		
	•	nulation, Hardware-Software Co-		
"Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, 10 pages.				
"IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages.				
A51 "OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to 4-34, pp. 5-1 to 5-32, 6-1 to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 to 15-118.				
A52 "VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessors," Ososanya, et al., IEEE, 1994, pp. 398-402.				
"A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & Test of Computers, Vol. 7, Issue 3, June 1990, pp. 25-32				
"Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IEEE Proceedings, Part E: Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.				
		FEB 2 8 2002 Technology Center 2100		
		FEB 2 8 2002		
		Technology Co.		
		center 2100		
		· · · · · · · · · · · · · · · · · · ·		
1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	· · · · · · · · · · · · · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·				
	"BNF and EBNF: What Ar 10. "VCK: Verilog-C Kernel," verification, 2001 Avery D "Principles of Verilog PLI, "IEEE Standard Hardware IEEE, December 12, 1995, "OpenVera 1.0, Language to 6-22, 7-1 to 7-24, 11-1 to "VLSI Designe of a Bust A 1994, pp. 398-402. "A VHDL Standard Packag 7, Issue 3, June 1990, pp. 2	"BNF and EBNF: What Are They And How Do They Work?," Lars Marius C 10. "VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Sinverification, 2001 Avery Design Systems, Inc., 8 pages. "Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, "IEEE Standard Hardware Description Language Based on the Verilog® Har IEEE, December 12, 1995, 8 pages. "OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20 "VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microph 1994, pp. 398-402. "A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE D 7, Issue 3, June 1990, pp. 25-32 "Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, Ph.		

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.